Reduction of Power in General Purpose Processor Through Clock-Gating Technique
نویسندگان
چکیده
Now a days DC power supply plays very important role in the Electronic industry because for every electronic gadget is required to operate it. Even though durable batteries are available market various gadgets more time, designers continuously concentrating and reduce through new Technologies like increasing parallel operations, pipe line concepts [1] etc. To work such duration than actual what they can give, this we on 'clock-gating' technique general purpose microprocessor. For microprocessor clock required. All operations of any processor performed by cycle. There blocks but all not operated at time while using it, some off mode other working mode. Hence order little gating used work. Wherever particular block operated, that disabled technique. The main principle getting nothing ANDing with gate-control signal.
منابع مشابه
Power Reduction Through RTL Clock Gating
This paper describes a design methodology for reducing ASIC power consumption through use of the RTL clock gating feature in Synopsys Power Compiler. This feature causes inactive clocked elements to have clock gating logic automatically inserted which reduces power consumption on those elements to zero when the values stored by those elements are not changing. The RTL clock gating feature allow...
متن کاملAutomatic Clock Gating for Power Reduction
As the transistor count and operating frequencies of graphics chips increase, power consumption has become a critical problem in the design of these components. Often the location of these components on a system chassis makes it is difficult to provide enough airflow to cool the parts or to mount a cooling device. So, the power consumption above certain limit is a critical problem for these com...
متن کاملDeterministic Clock Gating for Microprocessor Power Reduction
With the scaling of technology and the need for higher performance and more functionality, power dissipation is becoming a major bottleneck for microprocessor designs. Pipeline balancing (PLB), a previous technique, is essentially a methodology to clockgate unused components whenever a program’s instruction-level parallelism is predicted to be low. However, no non-predictive methodologies are a...
متن کاملDesign of Lowpower Risc Processor by Applying Clock Gating Technique
Power has become a primary consideration during hardware design. Dynamic power can contribute up to 50% of the total power dissipation. Clock-gating is the most common RTL optimization for reducing dynamic
متن کاملPower reduction on clock-tree using Energy recovery and clock gating technique
Power consumption of the clock tree dominates over 40% of the total power in modern high performance VLSI designs, measures must be taken to keep it under control. Hence, low power clocking schemes are promising approaches for low-power design. We propose four novel energy recovery clocked flip-flops that enable energy recovery from the clock network, resulting in significant energy savings. Th...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: International journal of recent technology and engineering
سال: 2021
ISSN: ['2277-3878']
DOI: https://doi.org/10.35940/ijrte.a5927.0510121